<table>
<thead>
<tr>
<th>Engine</th>
<th>Memory</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>Classifier</td>
<td>FCRAM</td>
<td>Packet buffer memory</td>
</tr>
<tr>
<td></td>
<td>FCRAM</td>
<td>Program memory (patterns)</td>
</tr>
<tr>
<td></td>
<td>FCRAM</td>
<td>Control memory</td>
</tr>
<tr>
<td>State Engine</td>
<td>DDR-SRAM</td>
<td>Flow statistics and profile memory</td>
</tr>
<tr>
<td></td>
<td>DDR-SRAM</td>
<td>OAM data memory</td>
</tr>
<tr>
<td>Stream Editor</td>
<td>DDR-SRAM</td>
<td>Context memory</td>
</tr>
<tr>
<td></td>
<td>FCRAM</td>
<td>Parameter memory</td>
</tr>
<tr>
<td>Reorder Buffer and Shaper</td>
<td>FCRAM</td>
<td>Scheduler buffer memory</td>
</tr>
<tr>
<td></td>
<td>DDR-SRAM</td>
<td>Scheduler linked list memory</td>
</tr>
<tr>
<td></td>
<td>DDR-SRAM</td>
<td>Scheduler parameter memory</td>
</tr>
<tr>
<td></td>
<td>DDR-SRAM</td>
<td>Scheduler queue memory</td>
</tr>
</tbody>
</table>