Figure 19.1 Illustration of two possible systems designs: (a) a single IXP1200 that handles multiple network interfaces, and (b) multiple IXP1200s each dedicated to a single network interface. The tasks assigned to the embedded RISC processor depend on the design.