Figure 27.1 Illustration of the packet flow through two IXP2400 chips configured to handle data rates of OC-48 or higher. One chip handles ingress processing and the other handles egress.